[list] [*] MI Challenge validation logic; [*] NEW chapter 1 final; [*] NEW Switching delays for PMOS/NMOS and puller; [*] FIX Vacant indicator shown on left oriented FET when pluged on top center; [/list]